![[pics:title]](/style/pc/img/proimg.jpg)
Low-power D-type flip-flop; positive-edge trigger
The 74AUP1G79 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output.. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Wide supply voltage range from 0.8 V to 3.6 V
CMOS low power dissipation
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-C (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F Class 3A exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Low static power consumption; ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Overvoltage tolerant inputs to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
| Type number | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | fmax (MHz) | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74AUP1G79GM | Production | 0.8 - 3.6 | CMOS | ± 1.9 | 9.1 | 400 | ultra low | -40~125 | 311 | 7.7 | 157 | XSON6 |
| 74AUP1G79GN | Production | 0.8 - 3.6 | CMOS | ± 1.9 | 9.1 | 400 | ultra low | -40~125 | 334 | 22.6 | 207 | XSON6 |
| 74AUP1G79GS | Production | 0.8 - 3.6 | CMOS | ± 1.9 | 9.1 | 400 | ultra low | -40~125 | 321 | 28.7 | 215 | XSON6 |
| 74AUP1G79GV | Production | 0.8 - 3.6 | CMOS | ± 1.9 | 9.1 | 400 | ultra low | -40~125 | 268 | 62.1 | 167 | TSOP5 |
| 74AUP1G79GW | Production | 0.8 - 3.6 | CMOS | ± 1.9 | 9.1 | 400 | ultra low | -40~125 | 309 | 79.2 | 179 | TSSOP5 |
| 74AUP1G79GX | Production | 0.8 - 3.6 | CMOS | ± 1.9 | 9.1 | 400 | ultra low | -40~125 | 322 | 90.7 | 191 | X2SON5 |
陈先生：13823795018
咨询热线：0755-29834675
Copyright © 2015-2022 深圳瑞天微科技有限公司版权所有 粤ICP备2022109263号
