74HC175-Q100; 74HCT175-Q100

Quad D-type flip-flop with reset; positive-edge trigger

应用领域

The 74HC175-Q100; 74HCT175-Q100 are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is stored in the flip-flop and appears at the Q output. A LOW on MR causes the flip-flops and outputs to be reset LOW.

The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

附件下载立即咨询在线申请

产品详情

特性

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Input levels:

For 74HC175-Q100: CMOS level
For 74HCT175-Q100: TTL level

Four edge-triggered D-type flip-flops
Asynchronous master reset
Complies with JEDEC standard no. 7A
ESD protection:

MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

参数类型

Type number	Product status	VCC (V)	Logic switching levels	Output drive capability (mA)	tpd (ns)	fmax (MHz)	Power dissipation considerations	Tamb (°C)	Rth(j-a) (K/W)	Ψth(j-top) (K/W)	Rth(j-c) (K/W)	Package name
74HC175D-Q100	Production	2.0 - 6.0	CMOS	± 5.2	17	83	low	-40~125	79	3.6	37	SO16
74HC175PW-Q100	Production	2.0 - 6.0	CMOS	± 5.2	17	83	low	-40~125	113	1.8	41	TSSOP16
74HCT175D-Q100	Production	4.5 - 5.5	TTL	± 4	16	54	low	-40~125	79	3.6	37	SO16
74HCT175PW-Q100	Production	4.5 - 5.5	TTL	± 4	16	54	low	-40~125	113	1.8	41	TSSOP16

触发器/锁存器/寄存器

74HC175-Q100; 74HCT175-Q100

应用领域

特性

参数类型