Octal D-type transparent latch; 3-state
The 74HC573-Q100; 74HCT573-Q100 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Input levels:
For 74HC573-Q100: CMOS level
For 74HCT573-Q100: TTL level
Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
Useful as input or output port for microprocessors and microcomputers
3-state non-inverting outputs for bus-oriented applications
Common 3-state output enable input
Multiple package options
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints
Type number | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | fmax (MHz) | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|---|
74HC573BQ-Q100 | Production | 2.0 - 6.0 | CMOS | ± 7.8 | 14 | 8 | low | -40~125 | 79 | 9.4 | 50 | DHVQFN20 |
74HC573D-Q100 | Production | 2.0 - 6.0 | CMOS | ± 7.8 | 14 | 8 | low | -40~125 | 85 | 27.5 | 61 | SO20 |
74HC573PW-Q100 | Production | 2.0 - 6.0 | CMOS | ± 7.8 | 14 | 8 | low | -40~125 | 100 | 4.6 | 44.9 | TSSOP20 |
74HCT573BQ-Q100 | Production | 4.5 - 5.5 | TTL | ± 6 | 17 | 8 | low | -40~125 | 79 | 9.4 | 50 | DHVQFN20 |
74HCT573D-Q100 | Production | 4.5 - 5.5 | TTL | ± 6 | 17 | 8 | low | -40~125 | 85 | 27.5 | 61 | SO20 |
74HCT573PW-Q100 | Production | 4.5 - 5.5 | TTL | ± 6 | 17 | 8 | low | -40~125 | 100 | 4.6 | 44.9 | TSSOP20 |