74HC594-Q100; 74HCT594-Q100

8-bit shift register with output register

应用领域

The 74HC594-Q100; 74HCT594-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers. The device features a serial input (DS) and a serial output (Q7S) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the SHCP input, and the data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. A LOW level on one of the two register reset pins (SHR and STR) will clear the corresponding register. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

附件下载立即咨询在线申请

产品详情

特性

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Synchronous serial input and output
8-bit parallel output
Shift and storage registers have independent direct clear and clocks
Independent clocks for shift and storage registers
100 MHz (typical)
Wide supply voltage range from 2.0 V to 6.0 V
CMOS low power dissipation
High noise immunity
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
Input levels:

For 74HC594-Q100: CMOS level
For 74HCT594-Q100: TTL level

Complies with JEDEC standards

JESD8C (2.7 V to 3.6 V)
JESD7A (2.0 V to 6.0 V)

ESD protection:

MIL-STD-883, method 3015 exceeds 2 kV
HBM JESD22-A114F exceeds 2 kV
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

目标应用

Serial-to parallel data conversion
Remote control holding register

参数类型

Type number	Product status	VCC (V)	Logic switching levels	Output drive capability (mA)	tpd (ns)	fmax (MHz)	Power dissipation considerations	Tamb (°C)	Rth(j-a) (K/W)	Ψth(j-top) (K/W)	Rth(j-c) (K/W)	Package name
74HC594BQ-Q100	Production	-	-	-	-	-	-	-	-	-	-	DHVQFN16
74HC594D-Q100	Production	2.0 - 6.0	CMOS	± 7.8	14	109	low	-40~125	86	6.9	45	SO16
74HC594PW-Q100	Production	2.0 - 6.0	CMOS	± 7.8	14	109	low	-40~125	119	3.0	47	TSSOP16
74HCT594D-Q100	Production	4.5 - 5.5	TTL	± 6	15	100	low	-40~125	86	6.9	45.1	SO16

触发器/锁存器/寄存器

74HC594-Q100; 74HCT594-Q100

应用领域

特性

目标应用

参数类型