开关/多路复用器/解复用器

[pics:title]

74AHC257-Q100; 74AHCT257-Q100

Quad 2-input multiplexer; 3-state

应用领域

The 74AHC257-Q100; 74AHCT257-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

产品详情

The 74AHC257-Q100; 74AHCT257-Q100 has four identical 2-input multiplexers with 3-state outputs. They select 4 bits of data from two sources and a common data select input (S) controls them. The data inputs from source 0 (1I0 to 4I0), are selected when input S is LOW. The data inputs from source 1 (1I1 to 4I1) are selected when input S is HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs. The 74AHC257-Q100; 74AHCT257-Q100 is the logic implementation of a 4-pole 2-position switch. The logic levels applied to input S determine the position of the switch. The outputs are forced to a high-impedance OFF-state when OE is HIGH.

The logic equations for the outputs are:

1Y = OE x (1I1 x S + 1I0 x S)

2Y = OE x (2I1 x S + 2I0 x S)

3Y = OE x (3I1 x S + 3I0 x S)

4Y = OE x (4I1 x S + 4I0 x S)

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.


特性

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Balanced propagation delays

  • All inputs have Schmitt-trigger actions

  • Non-inverting data path

  • Inputs accept voltages higher than VCC

  • Input levels:

    • For 74AHC257-Q100: CMOS level

    • For 74AHCT257-Q100: TTL level

  • ESD protection:

    • MIL-STD-883, method 3015 exceeds 2000 V

    • HBM JESD22-A114F exceeds 2000 V

    • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

  • Multiple package options


参数类型

Type numberProduct statusVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74AHC257D-Q100Production2.0 - 5.5CMOS± 82.9low-40~1259410.353SO16
74AHC257PW-Q100Production2.0 - 5.5CMOS± 82.9low-40~1251264.956.3TSSOP16
74AHCT257D-Q100Production4.5 - 5.5TTL± 83.7low-40~125939.752SO16
74AHCT257PW-Q100Production4.5 - 5.5TTL± 83.7low-40~1251254.654.9TSSOP16