74LVC16244A-Q100; 74LVCH16244A-Q100

16-bit buffer/line driver; 5 V input/output tolerant; 3-state

应用领域

The 74LVC16244A-Q100; 74LVCH16244A-Q100 is a 16-bit buffer/line driver with 3-state outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The device features four output enables (1OE, 2OE, 3OE and 4OE), each controlling four of the 3-state outputs. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

The 74LVCH16244A-Q100 bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

This product has been qualified to t

附件下载立即咨询在线申请

产品详情

特性

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Wide supply voltage range from 1.2 V to 3.6 V
5 V tolerant inputs/outputs for interfacing with 5 V logic
IOFF circuitry provides partial Power-down mode operation
CMOS low power consumption
Multibyte flow-through standard pin-out architecture
Low inductance multiple power and ground pins for minimum noise and ground bounce
Direct interface with TTL levels
High-impedance when VCC = 0 V
All data inputs have bus hold. (74LVCH16244A-Q100 only)
Complies with JEDEC standard:

JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)

ESD protection:

MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V

参数类型

Type number	Product status	VCC (V)	Logic switching levels	Output drive capability (mA)	fmax (MHz)	Nr of bits	Power dissipation considerations	Tamb (°C)	Rth(j-a) (K/W)	Ψth(j-top) (K/W)	Rth(j-c) (K/W)	Package name
74LVC16244ADGG-Q100	Production	1.2 - 3.6	CMOS/LVTTL	± 24	175	16	low	-40~125	82	2.0	37	TSSOP48
74LVC16244ADGV-Q100	Production	1.2 - 3.6	CMOS/LVTTL	± 24	175	16	low	-40~125	82	2.0	37	TVSOP48
74LVCH16244ADGG-Q100	Production	1.2 - 3.6	CMOS/LVTTL	± 24	175	16	low	-40~125	82	2.0	37	TSSOP48
74LVCH16244ADGV-Q100	Production	1.2 - 3.6	CMOS/LVTTL	± 24	175	16	low	-40~125	82	2.0	37	TVSOP48

缓冲器/驱动器/收发器

74LVC16244A-Q100; 74LVCH16244A-Q100

应用领域

特性

参数类型