![[pics:title]](/style/pc/img/proimg.jpg)
20-bit bus interface D-type latch; 3-state
The 74ALVCH16841 has two 10-bit D-type latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE) and output enable (nOE) control gates.
When nOE is LOW, the data in the registers appears at the outputs. When nOE is HIGH the outputs are in High-impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.
The 74ALVCH16841 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.
Wide supply voltage range of 1.2 V to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Current drive ±24 mA at VCC = 3.0 V
MULTIBYTE flow-through standard pin-out architecture
Low inductance multiple VCC and GND pins for minimize noise and ground bounce
All data inputs have bushold
Output drive capability 50 Ω transmission lines at 85 °C
3-state non-inverting outputs for bus oriented applications
Complies with JEDEC standards:
JESD8-5 (2.3 V to 2.7 V)
JESD8B/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
CDM JESD22-C101E exceeds 1000 V
| Type number | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Package name |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 74ALVCH16841DGG | Production | 2.3 - 3.6 | LVTTL | ± 24 | 2.4 | 20 | low | -40~85 | 93 | 21.0 | TSSOP56 |
陈先生：13823795018
咨询热线：0755-29834675
Copyright © 2015-2022 深圳瑞天微科技有限公司版权所有 粤ICP备2022109263号
