18-bit bus-interface D-type latch; 3-state
The 74ALVCH16843 has two 9-bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE) clear (nCLR) preset (nPRE) and output enable (nOE) control gates.
When nOE is LOW, the data in the registers appear at the outputs. When nOE is HIGH, the outputs are in the high impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.
The 74ALVCH16843 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.
Wide supply voltage range of 1.2 V to 3.6 V
Complies with JEDEC standard no. 8-1A.
CMOS low power consumption
Direct interface with TTL levels
Current drive ±24 mA at 3.0 V
MULTIBYTE™ flow-through standard pin-out architecture
Low inductance multiple VCC and GND pins for minimum noise and ground bounce
All data inputs have bus hold
Output drive capability 50 Ω transmission lines @ 85 °C
Type number | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|
74ALVCH16843DGG | Production | 2.3 - 3.6 | LVTTL | ± 24 | 2.1 | 18 | low | -40~85 | 93 | 21.0 | TSSOP56 |